[implem-vhdl] Ajout des sources VHDL

1 files changed, 17 insertions, 0 deletions

diff --git a/implementations/vhdl/Decrypt/lilliputtbcii256v1/const_pack.vhd b/implementations/vhdl/Decrypt/lilliputtbcii256v1/const_pack.vhd
new file mode 100644
index 0000000..774e01b
--- /dev/null
+++ b/implementations/vhdl/Decrypt/lilliputtbcii256v1/const_pack.vhd
@@ -0,0 +1,17 @@
+library IEEE;
+library work;
+use IEEE.STD_LOGIC_1164.ALL;
+
+
+package const_pack is
+    constant ROUND_NB : integer;
+    constant TWEAK_LEN : integer;
+    constant KEY_LEN : integer;
+end const_pack;
+
+
+package body const_pack is 
+    constant ROUND_NB : integer := 42; 
+    constant TWEAK_LEN : integer := 128;
+    constant KEY_LEN : integer := 256;
+end const_pack;   
\ No newline at end of file